Datasheet4U Logo Datasheet4U.com

ADS5525 - Analog-to-Digital Converters

Description

ADS5525 is a high performance 12-bit, 170-MSPS A/D converter.

It offers state-of-the art functionality and performance using advanced techniques to minimize board space.

Features

  • Maximum Sample Rate: 170 MSPS.
  • 12-Bit Resolution.
  • No Missing Codes.
  • Total Power Dissipation 1.1 W.
  • Internal Sample and Hold.
  • 70.5-dBFS SNR at 70-MHz IF.
  • 84-dBc SFDR at 70-MHz IF.
  • 11 bits ENOB Minimum at 70-MHz IF.
  • Double Data Rate (DDR) LVDS and Parallel CMOS Output Options.
  • Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF.
  • Reduced Power Modes at Lower Sample Rates.
  • Supports.

📥 Download Datasheet

Datasheet preview – ADS5525

Datasheet Details

Part number ADS5525
Manufacturer Texas Instruments
File Size 2.78 MB
Description Analog-to-Digital Converters
Datasheet download datasheet ADS5525 Datasheet
Additional preview pages of the ADS5525 datasheet.

📁 Similar Datasheet

Other Datasheets by Texas Instruments
  • ADS5520 - Analog-to-Digital Converters
  • ADS5521 - Analog-to-Digital Converters
  • ADS5527 - Analog-to-Digital Converters
  • ADS5500 - Analog-to-Digital Converters
  • ADS5500-EP - Analog-to-Digital Converters
  • ADS5517 - Analog-to-Digital Converters
  • ADS5545 - Analog-to-Digital Converters
  • ADS5546 - Analog-to-Digital Converters

Full PDF Text Transcription

Click to expand full text
ADS5525 www.ti.com SLWS191B – JULY 2006 – REVISED MAY 2007 12-BIT, 170 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS FEATURES • Maximum Sample Rate: 170 MSPS • 12-Bit Resolution • No Missing Codes • Total Power Dissipation 1.1 W • Internal Sample and Hold • 70.5-dBFS SNR at 70-MHz IF • 84-dBc SFDR at 70-MHz IF • 11 bits ENOB Minimum at 70-MHz IF • Double Data Rate (DDR) LVDS and Parallel CMOS Output Options • Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF • Reduced Power Modes at Lower Sample Rates • Supports input clock amplitude down to 400 mVPP • Clock Duty Cycle Stabilizer • No External Reference Decoupling Required • Internal and External Reference Support • Programmable Output Clock position to ease data capture • 3.
Published: |