1
•23 170/200-MSPS Sample Rates
• 16-Bit Resolution, 78 dBFS Noise Floor
• SFDR = 95 dBc
• On-Chip High Impedance Analog Buffer
• Efficient DDR LVDS-Compatible Outputs
• Power-Down Mode: 70 mW
• Pin-for-Pin with ADS5483/5482/5481,
135/105/80-MSPS ADCs
• QFN-64 PowerPAD™ Package
(9 mm × 9 mm footprin.