Datasheet4U Logo Datasheet4U.com

ADC3424 - Quad-Channel 12-Bit 25-MSPS to 125-MSPS Analog-to-Digital Converter

Download the ADC3424 datasheet PDF. This datasheet also covers the ADC3421 variant, as both devices belong to the same quad-channel 12-bit 25-msps to 125-msps analog-to-digital converter family and are provided as variant models within a single manufacturer datasheet.

Description

The ADC342x are a high-linearity, ultra-low power, quad-channel, 12-bit, 25-MSPS to 125-MSPS, analog-to-digital converter (ADC) family.

The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements.

Features

  • 1 Quad Channel.
  • 12-Bit Resolution.
  • Single Supply: 1.8 V.
  • Serial LVDS Interface.
  • Flexible Input Clock Buffer with Divide-by-1, -2, -4.
  • SNR = 70.2 dBFS, SFDR = 87 dBc at fIN = 70 MHz.
  • Ultra-Low Power Consumption:.
  • 98 mW/Ch at 125 MSPS.
  • Channel Isolation: 105 dB.
  • Internal Dither and Chopper.
  • Support for Multi-Chip Synchronization.
  • Pin-to-Pin Compatible with 14-Bit Version.
  • Package: V.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ADC3421-etcTI.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ADC3424
Manufacturer Texas Instruments
File Size 4.39 MB
Description Quad-Channel 12-Bit 25-MSPS to 125-MSPS Analog-to-Digital Converter
Datasheet download datasheet ADC3424 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community ADC3421, ADC3422, ADC3423, ADC3424 SBAS673A – JULY 2014 – REVISED OCTOBER 2015 ADC342x Quad-Channel, 12-Bit, 25-MSPS to 125-MSPS, Analog-to-Digital Converter 1 Features •1 Quad Channel • 12-Bit Resolution • Single Supply: 1.8 V • Serial LVDS Interface • Flexible Input Clock Buffer with Divide-by-1, -2, -4 • SNR = 70.
Published: |