1
*2 Member of the Texas Instruments Widebus+ ™Family
* Pinout Optimizes DDR2 DIMM PCB Layout
* 1-to-2 Outputs Supports Stacked DDR2 DIMMs
* One Device Pe.

* DDR2 registered DIMM DESCRIPTION This 28-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VC.

This 28-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. One device per DIMM is required to drive up to 18 SDRAM loads or two devices per DIMM are required to drive up to 36 SDRAM loads. All inputs are SSTL_18, exc.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts