74ACT11112 flip-flop equivalent, dual j-k negative-edge-triggered flip-flop.
This device contains two independent J-K negative-edge-triggered flip-flops. A low level at the PRE or CLR input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 82.91KB)