74ACT11112 Datasheet | Texas Instruments

Description

This device contains two independent J-K negative-edge-triggered flip-flops. A low level at the PRE or CLR input sets or resets the outputs regardless of the levels of the other inputs.