Datasheet4U Logo Datasheet4U.com

54LS126A - QUADRUPLE BUS BUFFERS

Download the 54LS126A datasheet PDF. This datasheet also covers the 54LS125A variant, as both devices belong to the same quadruple bus buffers family and are provided as variant models within a single manufacturer datasheet.

Description

These bus buffers feature three-state outputs that, when enabled, have the low impedance characteristics of a TTL output with additional drive capability at high logic levels to permit driving heavily loaded bus lines without external pullup resistors.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (54LS125A-etcTI.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
54LS122 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS Motorola
54LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS Motorola
54LS128 LSTTL type four 2-input NOR line driver TW
54LS10 Triple 3-Input NAND Gates National Semiconductor
54LS109 Dual Positive-Edge-Triggered J-K Flip-Flops National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
54LS122 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
54LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
54LS125A QUADRUPLE BUS BUFFERS
54LS109A Dual J-K Positive-Edge-Triggered Flip-Flops
54LS14 Hex Schmitt-Trigger Inverters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied. SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS SDLS044A – DECEMBER 1983 – REVISED MARCH 2002 D Quad Bus Buffers D 3-State Outputs D Separate Control for Each Channel description These bus buffers feature three-state outputs that, when enabled, have the low impedance characteristics of a TTL output with additional drive capability at high logic levels to permit driving heavily loaded bus lines without external pullup resistors. When disabled, both output transistors are turned off, presenting a high-impedance state to the bus so the output will act neither as a significant load nor as a driver.