Datasheet4U Logo Datasheet4U.com

EM48AM3284LBA - 512Mb (4M X 4Bank X 32) Synchronous DRAM

General Description

The EM48AM3284LBA is Synchronous Dynamic Random Access Memory (SDRAM) organized as 4Meg words x 4 banks by 32 bits.

All inputs and outputs are synchronized with the positive edge of the clock.

Key Features

  • Fully Synchronous to Positive Clock Edge.
  • Single 1.8V +/- 0.1V Power Supply.
  • LVCMOS Compatible with Multiplexed Address.
  • Programmable Burst Length (B/L) - 1, 2, 4, 8 or Full Page.
  • Programmable CAS Latency (C/L) - 2 or 3.
  • Data Mask (DQM) for Read / Write Masking.
  • Programmable Wrap Sequence.
  • Sequential (B/L = 1/2/4/8/full Page).
  • Interleave (B/L = 1/2/4/8).
  • Burst Read with Single-bit Write Operation.

📥 Download Datasheet

Datasheet Details

Part number EM48AM3284LBA
Manufacturer eorex
File Size 246.49 KB
Description 512Mb (4M X 4Bank X 32) Synchronous DRAM
Datasheet download datasheet EM48AM3284LBA Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com eorex Features • Fully Synchronous to Positive Clock Edge • Single 1.8V +/- 0.1V Power Supply • LVCMOS Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8 or Full Page • Programmable CAS Latency (C/L) - 2 or 3 • Data Mask (DQM) for Read / Write Masking • Programmable Wrap Sequence – Sequential (B/L = 1/2/4/8/full Page) – Interleave (B/L = 1/2/4/8) • Burst Read with Single-bit Write Operation • All Inputs are Sampled at the Rising Edge of the System Clock • Auto Refresh and Self Refresh • 8,192 Refresh Cycles / 64ms (7.8us) EM48AM3284LBA 512Mb (4M×4Bank×32) Synchronous DRAM Description The EM48AM3284LBA is Synchronous Dynamic Random Access Memory (SDRAM) organized as 4Meg words x 4 banks by 32 bits.