Datasheet4U Logo Datasheet4U.com

XC6VCX240T - Virtex-6 CXT

This page provides the datasheet information for the XC6VCX240T, a member of the XC6VCX75T Virtex-6 CXT family.

Datasheet Summary

Description

Virtex®-6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks.

Features

  • Advanced, high-performance, FPGA Logic.
  • Real 6-input look-up table (LUT) technology.
  • Dual LUT5 (5-input LUT) option.
  • LUT/dual flip-flop pair for.

📥 Download Datasheet

Datasheet preview – XC6VCX240T

Datasheet Details

Part number XC6VCX240T
Manufacturer XILINX
File Size 1.91 MB
Description Virtex-6 CXT
Datasheet download datasheet XC6VCX240T Datasheet
Additional preview pages of the XC6VCX240T datasheet.

📁 Similar Datasheet

  • XC610 - high performance and highly integrated SoC (XinChip)
  • XC6101 - Voltage Detector (Torex Semiconductor)
  • XC6102 - Voltage Detector (Torex Semiconductor)
  • XC6103 - Voltage Detector (Torex Semiconductor)
  • XC6104 - Voltage Detector (Torex Semiconductor)
  • XC6105 - Voltage Detector (Torex Semiconductor)
  • XC6106 - Voltage Detector (Torex Semiconductor)
  • XC6107 - Voltage Detector (Torex Semiconductor)
  • XC6108 - Voltage Detector (Torex Semiconductor)
  • XC6109 - Voltage Detector (Torex Semiconductor)
Other Datasheets by XILINX

Full PDF Text Transcription

Click to expand full text
52 Virtex-6 CXT Family Data Sheet DS153 (v1.6) February 11, 2011 Product Specification General Description Virtex®-6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1 slices, enhanced mixed-mode clock management blocks, PCI Express® (GEN 1) compatible integrated blocks, a tri-mode Ethernet media access controller (MAC), up to 241K logic cells, and strong IP support.
Published: |