VSC8222 Description
High speed input and output signals are terminated on-chip to maintain the highest degree of signal integrity possible. The devices output a differential bit clock and differential retimed data. LOS LOL BYPASS Two selectable, externally supplied reference clock inputs support the Phase Lock Loop (PLL) operation and are used to maintain a lock condition when the high-speed data is missing at the input.