Datasheet4U Logo Datasheet4U.com

TC74HC74AP - Dual D-Type Flip-Flop Preset/Clear

This page provides the datasheet information for the TC74HC74AP, a member of the TC74HC74AF Dual D-Type Flip-Flop Preset/Clear family.

Features

  • High speed: fmax = 77 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 2 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 74LS74 Pin Assignment TC74HC74AP TC74HC74A.

📥 Download Datasheet

Datasheet preview – TC74HC74AP
Other Datasheets by Toshiba Semiconductor

Full PDF Text Transcription

Click to expand full text
TC74HC74AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC74AP, TC74HC74AF Dual D-Type Flip Flop Preset and Clear The TC74HC74A is a high speed CMOS D FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CLOCK pulse. CLEAR and PRESET are independent of the CLOCK and are accomplished by setting the appropriate input to an “L” level. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: fmax = 77 MHz (typ.
Published: |