Datasheet4U Logo Datasheet4U.com

TC74HC597AP - 8-Bit Latch/Shift Register

Download the TC74HC597AP datasheet PDF. This datasheet also covers the TC74HC597AF variant, as both devices belong to the same 8-bit latch/shift register family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • High speed: fmax = 60 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC.
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 74LS597 Pin Assignment TC74HC597AP TC74HC597AF W.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC597AF_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number TC74HC597AP
Manufacturer Toshiba
File Size 306.83 KB
Description 8-Bit Latch/Shift Register
Datasheet download datasheet TC74HC597AP Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC540AF OCTAL BUS BUFFER Toshiba
TC74HC540AP OCTAL BUS BUFFER Toshiba
TC74HC541AF OCTAL BUS BUFFER Toshiba
TC74HC541AP OCTAL BUS BUFFER Toshiba
TC74HC107AF Dual J-K Flip-Flop Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74HC597AF 8-Bit Latch/Shift Register
TC74HC590AF 8-Bit Binary Counter/Register
TC74HC590AP 8-Bit Binary Counter/Register
TC74HC592AF 8-Bit Binary Counter
TC74HC592AP 8-Bit Binary Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HC597AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC597AP, TC74HC597AF 8-Bit Latch/Shift Register The TC74HC597A is a high speed CMOS 8-BIT PARALLEL-IN/SERIAL-IN SERIAL-OUT LATCH/SHIFT REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It consists of an 8-bit data register feeding an 8-bit shift register. The parallel data on the A to H inputs is stored in the input register on the positive going transition of RCK. When the SLOAD input is held low, the input register data is passed into the shift registers.