Datasheet4U Logo Datasheet4U.com

TC74HC592AP - 8-Bit Binary Counter

Download the TC74HC592AP datasheet PDF. This datasheet also covers the TC74HC592AF variant, as both devices belong to the same 8-bit binary counter family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • High speed: fmax = 35 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads for QA to QH.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 74LS592 Pin Assignment TC74HC.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC592AF_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC540AF OCTAL BUS BUFFER Toshiba
TC74HC540AP OCTAL BUS BUFFER Toshiba
TC74HC541AF OCTAL BUS BUFFER Toshiba
TC74HC541AP OCTAL BUS BUFFER Toshiba
TC74HC107AF Dual J-K Flip-Flop Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74HC592AF 8-Bit Binary Counter
TC74HC590AF 8-Bit Binary Counter/Register
TC74HC590AP 8-Bit Binary Counter/Register
TC74HC595AF 8-Bit Shift Register/Latch
TC74HC595AFN CMOS Digital Integrated Circuit Silicon Monolithic 8-Bit Shift Register/Latch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HC592AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC592AP, TC74HC592AF 8-Bit Binary Counter with Input Register The TC74HC592A is high speed CMOS 8-BIT REGISTER COUNTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The internal counter counts at positive edge of Counter Clock (CCK) when Counter Clock Enable ( CCKEN ) is held “L” level. If Counter clear ( CCLR ) is held “L”, the internal counter is cleared asynchronously to clock. Input A to H are loaded to register at positive edge of Register Clock (RCK), and the register outputs are loaded to Counter when Counter Load ( CLOAD ) is held “L” level.