TC74HC590AF - 8-Bit Binary Counter/Register

Toshiba

Key Features

High speed: fmax = 62 MHz (typ. ) at VCC = 5 V.
Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
High noise immunity: VNIH = VNIL = 28% VCC (min).
Output drive capability: 15 LSTTL loads for QA to QH 10 LSTTL loads for RCO.
Symmetrical output impedance: |IOH| = IOL = 6 mA (min) For QA to QH |IOH| = IOL = 4 mA (min) For RCO.
Balanced propagation delays: tpLH ≈ tpHL.
Wide operating voltage range: VCC (opr) = 2 to 6 V.
Pin.

TC74HC590AF 8-bit binary counter/register by Toshiba - Datasheet Preview

Datasheet Details

Part number	TC74HC590AF
Manufacturer	Toshiba
File Size	467.56 KB
Description	8-Bit Binary Counter/Register
Datasheet	TC74HC590AF Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
TC74HC540AF	OCTAL BUS BUFFER	Toshiba
TC74HC540AP	OCTAL BUS BUFFER	Toshiba
TC74HC541AF	OCTAL BUS BUFFER	Toshiba
TC74HC541AP	OCTAL BUS BUFFER	Toshiba
TC74HC107AF	Dual J-K Flip-Flop	Toshiba

Other Datasheets by Toshiba

Part Number	Description
TC74HC590AP	8-Bit Binary Counter/Register
TC74HC592AF	8-Bit Binary Counter
TC74HC592AP	8-Bit Binary Counter
TC74HC595AF	8-Bit Shift Register/Latch
TC74HC595AFN	CMOS Digital Integrated Circuit Silicon Monolithic 8-Bit Shift Register/Latch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

TC74HC590AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC590AP, TC74HC590AF 8-Bit Binary Counter/Register with 3-State Outputs The TC74HC590A is a high speed CMOS 8-BIT COUNTER/REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to epuivalent LSTTL while maintaining the CMOS low power dissipation. The internal counter counts on the positive going edge of Counter Clock (CCK) when Counter Clock Enable ( CCKEN ) is low. When Counter Clear ( CCLR ) is low, the internal counter is cleared asynchronously to the clock. Data in the internal counter are loaded into the register at positive going edge of Register Clock (RCK), and the register outputs are controlled by enable input ( G ).