Datasheet4U Logo Datasheet4U.com

TMP92CF29AFG - 32-Bit Microcontroller

Features

  • The TMP92CF29A is a high-speed advanced 32-bit microcontroller developed for controlling equipment which processes mass data. The TMP92CF29AFG is housed in a 176-pin QFP package. This production has “-777x code”: x is from 0, and it shows Boot Rom version. (1) CPU: 32-bit CPU (High-speed 900/H1 CPU).
  • Compatible with TLCS-900/L1 instruction code.
  • 16 Mbytes of linear address space.
  • General-purpose register and register banks.
  • Micro DMA: 8channels (62.5 ns/4 byte.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TMP92CF26AXBG Original CMOS 32-Bit Microcontroller Toshiba Semiconductor
TMP92CA25FG Original CMOS 32-Bit Microcontroller Toshiba Semiconductor
TMP92CD54IF 32-bit Micro-controller Toshiba Semiconductor
TMP92CM27 CMOS 32-Bit Microcontroller Toshiba Semiconductor
TMP92CZ26AXBG CMOS 32-Bit Microcontroller Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TMP92CF30FG 32-Bit Microcontroller
TMP92C820FG 16-Bit Microcontroller
TMP92CD23ADFG CMOS 32-Bit Microcontroller
TMP92CD23AFG CMOS 32-Bit Microcontroller
TMP92CD23DFG 32-bit microcontroller

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TOSHIBA Original CMOS 32-Bit Microcontroller TLCS-900/H1 Series TMP92CF29AFG Semiconductor Company Preface Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, “Note and Restrictions”. TMP92CF29A CMOS 32-Bit Microcontroller TMP92CF29AFG 1. Outline and Features The TMP92CF29A is a high-speed advanced 32-bit microcontroller developed for controlling equipment which processes mass data. The TMP92CF29AFG is housed in a 176-pin QFP package. This production has “-777x code”: x is from 0, and it shows Boot Rom version. (1) CPU: 32-bit CPU (High-speed 900/H1 CPU) • Compatible with TLCS-900/L1 instruction code • 16 Mbytes of linear address space • General-purpose register and register banks • Micro DMA: 8channels (62.
Published: |