Datasheet4U Logo Datasheet4U.com

TMP91C025FG - 16-Bit Microcontroller

Features

  • TMP91C025 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment. TMP91C025FG comes in a 100-pin flat package. JTMP91C025-S comes in a 100-pad chip. Listed below are the features. (1) High-speed 16-bit CPU (900/L1 CPU).
  • Instruction mnemonics are upward-compatible with TLCS-90.
  • 16 Mbytes of linear address space.
  • General-purpose registers and register banks.
  • 16-bit multiplication and division instructions; bit tr.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TMP91CP27 CMOS 16-Bit Microcontroller Toshiba Semiconductor
TMP91CW28 CMOS 16-Bit Microcontroller Toshiba Semiconductor
TMP91CY22IFG Original CMOS 16-Bit Microcontroller Toshiba Semiconductor
TMP91CY28 CMOS 16-Bit Microcontroller Toshiba Semiconductor
TMP91FU62DFG 16 Bit Microcontroller Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TMP91C016 CMOS 16-Bit Microcontroller
TMP91C016 CMOS 16-Bit Microcontroller
TMP91C016F CMOS 16-Bit Microcontroller
TMP91C016FG CMOS 16-Bit Microcontroller
TMP91C016S CMOS 16-Bit Microcontroller

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TOSHIBA Original CMOS 16-Bit Microcontroller TLCS-900/L1 Series TMP91C025FG Semiconductor Company Preface Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, “Points of Note and Restrictions”. Especially, take care below cautions. **CAUTION** How to release the HALT mode Usually, interrupts can release all halts status. However, the interrupts = (INT0 to INT3, INTRTC, INTALM0 to INTALM4, INTKEY), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.