Datasheet Details
| Part number | TH58NVG7T2ELA46 |
|---|---|
| Manufacturer | Toshiba |
| File Size | 611.09 KB |
| Description | 128 GBIT (4G x 8 BIT x 4) CMOS NAND E2PROM |
| Datasheet |
|
|
|
|
| Part number | TH58NVG7T2ELA46 |
|---|---|
| Manufacturer | Toshiba |
| File Size | 611.09 KB |
| Description | 128 GBIT (4G x 8 BIT x 4) CMOS NAND E2PROM |
| Datasheet |
|
|
|
|
The TH58NVG7T2E is a single 3.3 V 128 Gbit (145,572,102,144bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (8192 + 376) bytes × 192 pages × 2780 blocks × 4.
The device has two 8568-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 8568-byte increments.
The Erase operation is implemented in a single block unit (1536 Kbytes + 70.5 Kbytes:8568 bytes x 192 pages).
TOSHIBA CONFIDENTIAL TH58NVG7T2ELA46 TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 128 GBIT (4G × 8 BIT x 4) CMOS NAND E2PROM.
| Part Number | Description |
|---|---|
| TH58NVG7D2FTA20 | 128 GBIT (4G x 8-BIT x 4-Bit) CMOS NAND E2PROM |
| TH58NVG7D2GTA20 | 128 GBIT (8G x 8-BIT x 2) CMOS NAND E2PROM |
| TH58NVG2S3BTG00 | 4-Gbit CMOS NAND EPROM |
| TH58NVG3D4BTG00 | 8 GBIT (1024M x 8 BIT) CMOS NAND E2PROM |
| TH58NVG3S0HBAI4 | 8 GBIT (1G x 8 BIT) CMOS NAND E2PROM |
| TH58NVG3S0HBAI6 | 8G-BIT (1G x 8 BIT) CMOS NAND E2PROM |
| TH58NVG3S0HTA00 | 8 GBIT (1G x 8 BIT) CMOS NAND E2PROM |
| TH58NVG3S0HTAI0 | 8 GBIT (1G x 8 BIT) CMOS NAND E2PROM |
| TH58NVG4S0FBAID | 16 GBIT (2G x 8 BIT) CMOS NAND E2PROM |
| TH58NVG4S0FTAK0 | 16 GBIT (2G x 8 BIT) CMOS NAND E2PROM |