Datasheet4U Logo Datasheet4U.com

TC74VCX157FT - Low-Voltage Quad 2-Channel Multiplexer

Description

2.

The TC74VCX157FT is a high performance CMOS multiplexer which is guaranteed to operate from 1.2 V to 3.6 V.

Designed for use in 1.5 V, 1.8 V, 2.5 V or 3.3 V systems, it achieves high.

Features

  • (1) Wide operating temperature range: Topr = -40 to 125  (Note 1) (2) Low-voltage operation: VCC = 1.2 to 3.6 V (3) High-speed operation: tpd = 3.0 ns (max) (VCC = 3.0 to 3.6 V) tpd = 3.5 ns (max) (VCC = 2.3 to 2.7 V) tpd = 7.0 ns (max) (VCC = 1.65 to 1.95 V) tpd = 14.0 ns (max) (VCC = 1.4 to 1.6 V) tpd = 35.0 ns (max) (VCC = 1.2 V) (4) Output current: IOH/IOL = ±24 mA (min) (VCC = 3.0 V) IOH/IOL = ±18 mA (min) (VCC = 2.3 V) IOH/IOL = ±6 mA (min) (VCC = 1.65 V) IOH/IOL = ±2 mA (min) (VCC = 1.4.

📥 Download Datasheet

Datasheet preview – TC74VCX157FT

📁 Similar Datasheet

  • TC74VCX2125FK - Low-Voltage Quad Bus Buffer (Toshiba Semiconductor)
  • TC74VCX2573FK - Low-Voltage Octal D-Type Latch (Toshiba Semiconductor)
  • TC74VCX2573FT - Low-Voltage Octal D-Type Latch (Toshiba Semiconductor)
  • TC74VHC03F - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FK - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FN - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FT - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC9273FK - Octal D-Type Flip-Flop (Toshiba Semiconductor)
  • TC74VHC9273FT - CMOS Digital Integrated Circuit Silicon Monolithic (Toshiba Semiconductor)
  • TC74VHC9273P - Octal D-Type Flip-Flop (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic TC74VCX157FT TC74VCX157FT 1. Functional Description • Low-Voltage Quad 2-Channel Multiplexer with 3.6-V Tolerant Inputs and Outputs 2. General The TC74VCX157FT is a high performance CMOS multiplexer which is guaranteed to operate from 1.2 V to 3.6 V. Designed for use in 1.5 V, 1.8 V, 2.5 V or 3.3 V systems, it achieves high. speed operation while maintaining the CMOS low power dissipation. It is also designed with over voltage tolerant inputs and outputs up to 3.6 V. It consists of four 2-input digital multiplexers with common select and strobe inputs. When the ST input is held "H" level, selection of data is inhibited and all the outputs become "L" level.
Published: |