Datasheet4U Logo Datasheet4U.com

TC74HC283AF - 4-Bit Binary Full Adder

Download the TC74HC283AF datasheet PDF. This datasheet also covers the TC74HC283 variant, as both devices belong to the same 4-bit binary full adder family and are provided as variant models within a single manufacturer datasheet.

Features

  • full internal look-ahead across all four bits. A4 × n bit binary adder is easily built up by cascading the HC283A without any additional logic. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features.
  • High speed: tpd = 17 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads.
  • Symmetri.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC283_Toshiba.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC00AF Quad 2-Input NAND Gate Toshiba Semiconductor
TC74HC00AP Quad 2-Input NAND Gate Toshiba Semiconductor
TC74HC02AF Quad 2-Input NOR Gate Toshiba Semiconductor
TC74HC02AFN Quad 2-Input NOR Gate Toshiba Semiconductor
TC74HC02AP Quad 2-Input NOR Gate Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74HC283AP 4-Bit Binary Full Adder
TC74HC280AF 9-Bit Parity Generator/Checker
TC74HC280AP 9-Bit Parity Generator/Checker
TC74HC280P 9-Bit ODD/EVEN Parity Generator/Checker
TC74HC20AF DUAL 4-INPUT NAND GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HC283AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC283AP, TC74HC283AF 4-Bit Binary Full Adder The TC74HC283A is a high speed CMOS 4-BIT BINARY FULL ADDER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. Sum (Σ) outputs are provided for each bit and a resultant carry (C4) is obtained from the fourth bit. This adder features full internal look-ahead across all four bits. A4 × n bit binary adder is easily built up by cascading the HC283A without any additional logic. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: tpd = 17 ns (typ.
Published: |