Datasheet4U Logo Datasheet4U.com

TC74HC27AF - TRIPLE 3-INPUT NOR GATE

Download the TC74HC27AF datasheet PDF. This datasheet also covers the TC74HC27 variant, as both devices belong to the same triple 3-input nor gate family and are provided as variant models within a single manufacturer datasheet.

Features

  • High speed: tpd = 7 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 1 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 74LS27 Pin Assignment TC7.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC27_Toshiba.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number TC74HC27AF
Manufacturer Toshiba
File Size 203.51 KB
Description TRIPLE 3-INPUT NOR GATE
Datasheet download datasheet TC74HC27AF Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC00AF Quad 2-Input NAND Gate Toshiba Semiconductor
TC74HC00AP Quad 2-Input NAND Gate Toshiba Semiconductor
TC74HC02AF Quad 2-Input NOR Gate Toshiba Semiconductor
TC74HC02AFN Quad 2-Input NOR Gate Toshiba Semiconductor
TC74HC02AP Quad 2-Input NOR Gate Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74HC27AP TRIPLE 3-INPUT NOR GATE
TC74HC273AF Octal D-Type Flip-Flop
TC74HC273AP Octal D-Type Flip-Flop
TC74HC279AF Quad S-R Latch
TC74HC279AP Quad S-R Latch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HC27AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC27AP, TC74HC27AF Triple 3-Input NOR Gate The TC74HC27A is a high speed CMOS 3-INPUT NOR GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: tpd = 7 ns (typ.
Published: |