Datasheet4U Logo Datasheet4U.com

TC74HC155AP - Dual 2-to-4 Line Decoder 3-to-8 Line Decoder

Datasheet Summary

Features

  • dual 1-to-4 line demultiplexers with individual strobe input (1G and 2G), individual data inputs (1C and 2C) and common binary address inputs (A and B). When both decoders are enabled by the strobes, the inverted output of 1C data and non-inverted output of 2C data will be brought to the selected output pins of each section. A 1-to-8 line demultiplexer can be easily built up by providing a data signal to both the 1C and 2C inputs; the output order will be 1Y3 (MSB), 1Y2, 1Y1, 1Y0, 2Y3, 2Y2, 2Y1,.

📥 Download Datasheet

Datasheet preview – TC74HC155AP

Datasheet Details

Part number TC74HC155AP
Manufacturer Toshiba
File Size 233.37 KB
Description Dual 2-to-4 Line Decoder 3-to-8 Line Decoder
Datasheet download datasheet TC74HC155AP Datasheet
Additional preview pages of the TC74HC155AP datasheet.

📁 Similar Datasheet

  • TC74HC155P - TTL DUAL 2-TO-4-LINE DECODER / 3-TO-8-LINE DECODER (ETC)
  • TC74HC112AF - Dual J-K Flip Flop (Toshiba Semiconductor)
  • TC74HC112AFN - Dual J-K Flip-Flop (Toshiba Semiconductor)
  • TC74HC112AP - Dual J-K Flip-Flop (Toshiba Semiconductor)
  • TC74HC00AF - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74HC00AP - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74HC02AF - Quad 2-Input NOR Gate (Toshiba Semiconductor)
  • TC74HC02AFN - Quad 2-Input NOR Gate (Toshiba Semiconductor)
  • TC74HC02AP - Quad 2-Input NOR Gate (Toshiba Semiconductor)
  • TC74HC03AF - Quad 2-Input NAND Gate (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74HC155AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC155AP, TC74HC155AF Dual 2-to-4 Line Decoder 3-to-8 Line Decoder The TC74HC155A is a high speed CMOS DUAL 2-to-4 LINE DECODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It features dual 1-to-4 line demultiplexers with individual strobe input (1G and 2G), individual data inputs (1C and 2C) and common binary address inputs (A and B). When both decoders are enabled by the strobes, the inverted output of 1C data and non-inverted output of 2C data will be brought to the selected output pins of each section.
Published: |