PARAMETER -70 tCK Clock Cycle Time (min) 7 ns 40 ns 5.4 ns 56 ns 80 mA 100 mA 3 mA TC59SM816/M808/M804 -75 7.5 ns 45 ns 5.4 ns 65 ns 75 mA 95 mA 3 mA -80 8 ns 48 ns 6 ns .

such as work-stations. FEATURES PARAMETER -70 tCK Clock Cycle Time (min) 7 ns 40 ns 5.4 ns 56 ns 80 mA 100 mA 3 mA TC59.

TC59SM816CMB/CMBL is a CMOS synchronous dynamic random access memory organized as 4,194,304-words × 4 banks × 16 bits and TC59SM808CMB/CMBL is organized as 8,388,608 words × 4 banks × 8 bits and The TC59SM804CMB/CMBL is organized as 16,777,216 words .

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts