Datasheet4U Logo Datasheet4U.com

TC58BVG0S3HTAI0 - 1 GBIT (128M x 8-BIT) CMOS NAND E2PROM

Description

The TC58BVG0S3HTAI0 is a single 3.3V 1 Gbit (1,107,296,256 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048 + 64) bytes × 64 pages × 1024blocks.

Features

  • Organization x8 Memory cell array 2112 × 64K × 8 Register 2112× 8 Page size 2112 bytes Block size (128K + 4K) bytes.
  • Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, ECC Status Read.
  • Mode control Serial input/output Command control.
  • Number of valid blocks Min 1004 blocks Max 1024 blocks.
  • Power supply VCC = 2.7V to 3.6V.
  • Access time Cell array to register 40 µs typ. Serial Read Cycle 25 ns min (.

📥 Download Datasheet

📁 Similar Datasheet

  • TC581282AXB - 128-MBIT (16M X 8 BITS) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TC58128FT - 128M-Bit CMOS NAND EPROM (Toshiba Semiconductor)
  • TC58128FTI - 128M-Bit CMOS NAND EPROM (Toshiba Semiconductor)
  • TC5816BDC - 16 MBIT (2M x 8 BITS) CMOS NAND FLASH E2PROM (Toshiba Semiconductor)
  • TC5816BFT - 16 MBIT (2M x 8BITS) CMOS NAND FLASH E2PROM (Toshiba Semiconductor)
  • TC58256AFT - 256-MBIT (32M X 8 BITS) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TC58256DC - CMOS NAND EPROM (Toshiba Semiconductor)
  • TC5832DC - 32 MBIT (4M x 8BIT) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TC5832FT - 32 MBIT (4M X 8 BITS) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TC58CVG0S3HRAIG - 1Gb 3.3V Serial Interface NAND (KIOXIA)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC58BVG0S3HTAI0 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 1 GBIT (128M × 8 BIT) CMOS NAND E2PROM DESCRIPTION The TC58BVG0S3HTAI0 is a single 3.3V 1 Gbit (1,107,296,256 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048 + 64) bytes × 64 pages × 1024blocks. The device has a 2112-byte static register which allows program and read data to be transferred between the register and the memory cell array in 2112-bytes increments. The Erase operation is implemented in a single block unit (128 Kbytes + 4 Kbytes: 2112 bytes × 64 pages). The TC58BVG0S3HTAI0 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs.
Published: |