logo

TC551402J-20 Datasheet, Toshiba

TC551402J-20 sram equivalent, cmos sram.

TC551402J-20 Avg. rating / M : 1.0 rating-11

datasheet Download (Size : 199.95KB)

TC551402J-20 Datasheet

Features and benefits

low power dissipation when the SRAM is deselected using chip enable (CE), and has an output enable input (OE) for fast memory access. It is suitable for use in high speed.

Application

such as cache memory, high speed storage, and main memory. All inputs and outputs are TIL compatible. The TC551402J is a.

Description

The TC551402J is a 4,194,304 bit high speed CMOS static random access memory that is configurable to an organization of either 4,194,304 words by 1 bit or 1,048,576 words by 4 bits when power is initially applied to the device. The mode (x1/x4) is se.

Image gallery

TC551402J-20 Page 1 TC551402J-20 Page 2 TC551402J-20 Page 3

TAGS

TC551402J-20
CMOS
SRAM
Toshiba

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts