Datasheet4U Logo Datasheet4U.com

74HC373D - Octal D-Type Latch

Datasheet Summary

Description

2.

The 74HC373D is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Features

  • (1) High speed: tpd = 12 ns (typ. ) at VCC = 6.0 V (2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V 4. Packaging SOIC20 ©2016 Toshiba Corporation 1 Start of commercial production 2016-03 2016-08-04 Rev.4.0 5. Pin Assignment 6. Marking 7. IEC Logic Symbol 74HC373D ©2016 Toshiba Corporation 2 2016-08-04 Rev.4.0 8. Truth Table INPUT OE INPUT LE INPUT D OUTPUT Q H X X Z.

📥 Download Datasheet

Datasheet preview – 74HC373D

Datasheet Details

Part number 74HC373D
Manufacturer Toshiba
File Size 197.22 KB
Description Octal D-Type Latch
Datasheet download datasheet 74HC373D Datasheet
Additional preview pages of the 74HC373D datasheet.

📁 Similar Datasheet

  • 74HC373D - Octal D-type transparent latch (nexperia)
  • 74HC373 - Octal Transparent D-Type Latches (Texas Instruments)
  • 74HC373 - Octal D-type transparent latch (nexperia)
  • 74HC373 - Octal D-type transparent latch (NXP)
  • 74HC373-Q100 - Octal D-type transparent latch (nexperia)
  • 74HC373N - Octal D-type transparent latch (nexperia)
  • 74HC374 - Octal D-type flip-flop (nexperia)
  • 74HC374 - Octal 3-State Non-Inverting D Flip-Flop (ON Semiconductor)
  • 74HC374 - Octal Edge-Triggered D-Type Flip-Flops (Texas Instruments)
  • 74HC374A - Octal 3-State Non-Inverting D Flip-Flop (Motorola)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC373D 74HC373D 1. Functional Description • Octal D-Type Latch with 3-State Outputs 2. General The 74HC373D is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. These 8-bit D-type latches are controlled by a latch enable input (LE) and an output enable input (OE). When the OE input is high, the eight outputs are in a high impedance state. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) High speed: tpd = 12 ns (typ.) at VCC = 6.0 V (2) Low power dissipation: ICC = 4.
Published: |