Datasheet4U Logo Datasheet4U.com

74HC32D - Quad 2-Input OR Gate

Description

2.

The 74HC32D is a high speed CMOS 2-INPUT OR GATE fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Features

  • (1) High speed: tpd = 6 ns (typ. ) at VCC = 5 V (2) Low power dissipation: ICC = 1.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V 4. Packaging SOIC14 ©2016 Toshiba Corporation 1 Start of commercial production 2016-05 2016-08-04 Rev.3.0 5. Pin Assignment 6. Marking 7. IEC Logic Symbol 74HC32D ©2016 Toshiba Corporation 2 2016-08-04 Rev.3.0 8. Truth Table 74HC32D A B Y H H H L H H H L H L L L 9.

📥 Download Datasheet

Datasheet Details

Part number 74HC32D
Manufacturer Toshiba
File Size 170.65 KB
Description Quad 2-Input OR Gate
Datasheet download datasheet 74HC32D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC32D Quad 2-input OR gate nexperia
74HC32 Quad 2-Input OR Gate Texas Instruments
74HC32 Quad 2-input OR gate nexperia
74HC32 Quad 2-input OR gate NXP
74HC32 QUADRUPLE 2-INPUT OR GATES Diodes

Other Datasheets by Toshiba

Part Number Description
74HC373D Octal D-Type Latch
74HC374D Octal D-Type Flip-Flop
74HC393D Dual Binary Counter
74HC00D Quad 2-Input NAND Gate
74HC02D Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC32D 74HC32D 1. Functional Description • Quad 2-Input OR Gate 2. General The 74HC32D is a high speed CMOS 2-INPUT OR GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) High speed: tpd = 6 ns (typ.) at VCC = 5 V (2) Low power dissipation: ICC = 1.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V 4.
Published: |