Datasheet4U Logo Datasheet4U.com

74HC153D - Dual 4-Channel Multiplexer

Datasheet Summary

Description

2.

The 74HC153D is high speed CMOS DUAL 4-CHANNEL MULTIPLEXERs fabricated with silicon gate C2MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Features

  • (1) Wide operating temperature range: Topr = -40 to 125.
  • (Note 1) (2) High speed: tpd = 12 ns (typ. ) at VCC = 5 V (3) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25.
  • (4) Balanced propagation delays: tPLH ≈ tPHL (5) Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V Note 1: Operating Range spec of Topr = -40.
  • to 125.
  • is applicable only for the products which manufactured after July 2020. 4. Packaging SOIC16 ©2016-2020 1 Toshiba Electronic Devices & Storage Corpora.

📥 Download Datasheet

Datasheet preview – 74HC153D

Datasheet Details

Part number 74HC153D
Manufacturer Toshiba
File Size 250.24 KB
Description Dual 4-Channel Multiplexer
Datasheet download datasheet 74HC153D Datasheet
Additional preview pages of the 74HC153D datasheet.

📁 Similar Datasheet

  • 74HC153D - Dual 4-input multiplexer (nexperia)
  • 74HC153DB - Dual 4-input multiplexer (nexperia)
  • 74HC153 - Dual 4-input multiplexer (NXP)
  • 74HC153 - Dual 4-input multiplexer (nexperia)
  • 74HC153 - Dual 4-input multiplexer (Philips)
  • 74HC153 - Dual 4-Line To 1-Line Data Selectors/Multiplexers (Texas Instruments)
  • 74HC153 - Dual 4-Input Data Selector/Multiplexer (Motorola)
  • 74HC153-Q100 - Dual 4-input multiplexer (nexperia)
  • 74HC153A - Dual 4-Input Data Selector/Multiplexer (ON Semiconductor)
  • 74HC153PW - Dual 4-input multiplexer (nexperia)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC153D 74HC153D 1. Functional Description • Dual 4-Channel Multiplexer 2. General The 74HC153D is high speed CMOS DUAL 4-CHANNEL MULTIPLEXERs fabricated with silicon gate C2MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. Input data (1C0~1C2, 2C0~2C3) are selected by the two address inputs, A and B. Separate strobe inputs (1G, 2G) are provided for each of the two four-line sections. They can be used to inhibit the data outputs. The output is set low, when the strobe inputs are low. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3.
Published: |