900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Texas Instruments (TI) Electronic Components Datasheet

SN74FB2032 Datasheet

9-Bit TTL/BTL Competition Transceiver

No Preview Available !

D Compatible With IEEE Std 1194.1-1991
(BTL)
D TTL A Port, Backplane Transceiver Logic
(BTL) B Port
D Open-Collector B-Port Outputs Sink
100 mA
D BIAS VCC Pin Minimizes Signal Distortion
During Live Insertion or Withdrawal
SN74FB2032
9-BIT TTL/BTL COMPETITION TRANSCEIVER
SCBS175H – NOVEMBER 1991 – REVISED SEPTEMBER 1999
D High-Impedance State During Power Up
and Power Down
D B-Port Biasing Network Preconditions the
Connector and PC Trace to the BTL
High-Level Voltage
D TTL-Input Structures Incorporate Active
Clamping Networks to Aid in Line
Termination
D Packaged in Plastic Quad Flatpack
RC PACKAGE
(TOP VIEW)
GND
A3
GND
A4
GND
A5
GND
A6
GND
A7
GND
A8
GND
52 51 50 49 48 47 46 45 44 43 42 41 40
1 39
2 38
3 37
4 36
5 35
6 34
7 33
8 32
9 31
10 30
11 29
12 28
13 27
14 15 16 17 18 19 20 21 22 23 24 25 26
GND
B2
GND
B3
GND
B4
GND
B5
GND
B6
GND
B7
GND
description
The SN74FB2032 device is a 9-bit transceiver designed to translate signals between TTL and backplane
transceiver logic (BTL) environments and to perform bus arbitration. It is designed specifically to be compatible
with IEEE Std 1194.1-1991.
The B port operates at BTL-signal levels. The open-collector B ports are specified to sink 100 mA and have
minimum output edge rates of 2 ns. Two output enables (OEB and OEB) are provided for the B outputs. When
OEB is low, OEB is high, or VCC is less than 2.1 V, the B port is turned off.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 1999, Texas Instruments Incorporated
1


Texas Instruments (TI) Electronic Components Datasheet

SN74FB2032 Datasheet

9-Bit TTL/BTL Competition Transceiver

No Preview Available !

SN74FB2032
9-BIT TTL/BTL COMPETITION TRANSCEIVER
SCBS175H – NOVEMBER 1991 – REVISED SEPTEMBER 1999
description (continued)
The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the B port when the
A-port output enable, OEA, is high. When OEA is low or when VCC is less than 2.1 V, the A outputs are in the
high-impedance state.
The A-port data is latched when the latch enable (LE) is high. When LE is low, the latches are transparent.
The Futurebus protocol logic can be activated by taking COMPETE low. The module (device) then compares
its A data (arbitration number) against the A data of another identical module also connected to the B arbitration
bus, and sets WIN high if the A data is greater than the A data of the other module (i.e., has higher priority). A8
and B8 are the most-significant bits, and A1 and B1 are the least-significant bits. If OEB is high and OEB is low
during this operation, and the A bus of the first module wins priority, the A bus asserts its arbitration number on
the B-arbitration bus.
AP and BP are the bus-parity bits. The winning module can assert BP low if its parity bit (AP) is high.
In a typical operating sequence, a Futurebus arbitration controller latches its arbitration number into the A port
and waits for the results of a competition. When the competition is complete, and if the controller’s arbitration
number did not win, the controller reads back the current value of the B bus (by taking OEA high) and determines
the winning arbitration number. This allows the module to change its arbitration number for the next competition
cycle, if desired.
Pins are allocated for the four-wire IEEE Std 1149.1 (JTAG) test bus. TMS and TCK are not connected and TDI
is shorted to TDO.
BIAS VCC establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when VCC is not connected.
BG VCC and BG GND are the supply inputs for the bias generator.
The SN74FB2032 is characterized for operation from 0°C to 70°C.
2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265


Part Number SN74FB2032
Description 9-Bit TTL/BTL Competition Transceiver
Maker Texas
Total Page 10 Pages
PDF Download

SN74FB2032 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 SN74FB2031 9-Bit TTL/BTL Address/Data Transceiver (Rev. N)
Texas Instruments
2 SN74FB2032 9-Bit TTL/BTL Competition Transceiver
Texas
3 SN74FB2033A 8-Bit TTL/BTL Registered Transceiver (Rev. M)
Texas Instruments
4 SN74FB2033K 8-Bit TTL/BTL Registered Transceiver
Texas





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy