• BiCMOS Process With TTL Inputs and
• State-of-the-Art BiCMOS Design
Significantly Reduces Standby Current
• Flow-Through Pinout (All Inputs on
Opposite Side From Outputs)
• Functionally Equivalent to AMD Am29853
• High-Speed Bus Transceiver With Parity
• Parity-Error Flag With Open-Collector
• Latch for Storage of the Parity-Error Flag
• Package Options Include Plastic
Small-Outline (DW) Packages and Standard
Plastic 300-mil DIPs (NT)
8ĆBIT TO 9ĆBIT PARITY BUS TRANSCEIVER
SCBS002D − SEPTEMBER 1987 − REVISED APRIL 1994
DW OR NT PACKAGE
The SN74BCT29853 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between
data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted
from the B to A bus with its corresponding parity bit, the parity-error (ERR) output will indicate whether or not
an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device
so that the buses are effectively isolated.
A 9-bit parity generator/ checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports
with an open-collector parity-erro (ERR)r flag. ERR can be either passed, sampled, stored, or cleared from the
latch using the latch-enable (LE) and clear (CLR) control inputs. When both OEA and OEB are low, data is
transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition
which gives the designer more system diagnostic capability. The SN74BCT29853 provides true logic.
The SN74BCT29853 is characterized for operation from 0°C to 70°C.
∑ of H’s
∑ of H’s
OUTPUT AND I/O
A B PARITY ERR‡
NA NA A
H L HH
X X NA NA N−1
X L H Even
NA NA A
NA = not applicable, NC = no change, X = don’t care
† Summation of high-level inputs includes PARITY along with Bi inputs.
‡ Output states shown assume the ERR output was previously high.
§ In this mode, the ERR output, when enabled, shows inverted parity of the A bus.
A data to B bus and generate parity
B data to A bus and check parity
Store error flag
Clear error-flag register
Isolation§ (parity check)
A data to B bus and generate inverted
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright 1994, Texas Instruments Incorporated
•POST OFFICE BOX 655303 DALLAS, TEXAS 75265
•POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443