Datasheet4U Logo Datasheet4U.com

54S112 Datasheet - TW

54S112 STTL double-J-K flip-flop

54S112/74S112 STTL J-K (、 ) : f =125MHz Pd=75mW PRE K × × × L L H H × CLR CLK × × × ↓ ↓ ↓ ↓ H J × × × L H L H × H= L= Q H L H QO H L QO Q ×= ↓= L H L H H H H H H L L H H H H H L H H Q0 QO= Q Q0 = L H Q , ,。 Q0 www.BDTIC.com BDTIC www.bdtic.com/Semiconductor 54S112/74S112 STTL J-K (、 ) Vcc VIH VIL IOH IOL fCK tW tsu th TA 74Ⅱ 4.75 5 5.25 2.0 0.8 -1000 20 0 80 6 6.5 8 3↓ 3↓ 0↓ -40 85 54 4.5 5 5.5 V 2.0 V 0.8.

54S112 Datasheet (311.48 KB)

Preview of 54S112 PDF
54S112 Datasheet Preview Page 2 54S112 Datasheet Preview Page 3

Datasheet Details

Part number:

54S112

Manufacturer:

TW

File Size:

311.48 KB

Description:

Sttl double-j-k flip-flop.

📁 Related Datasheet

54S10 STTL type three 3-input NAND gate (TW)

RH035047 STTL type 3-to-8 line decoder/demodulator (BDTIC)

54S15 STTL type three 3-input AND gate (TW)

54S161 Synchronous 4-Bit Binary Counters (National Semiconductor)

54S163 Synchronous 4-Bit Binary Counters (National Semiconductor)

54S189 64-Bit Bipolar Scratch Pad Memory (Signetics)

54S189 64-Bit RAM (Fairchild Semiconductor)

54S04 HEX INVERTING GATES (National Semiconductor)

TAGS

54S112 STTL double-J-K flip-flop TW

54S112 Distributor