Datasheet4U Logo Datasheet4U.com

P8M646YLG - (P8M646YLG / P8M6412YLG) 8M/16M x 64 DIMM SDRAM Module

Description

The P8M646YLG, P16M6412YLG, are high performance dynamic random-access 64MB and 128MB modules respectively.

These modules are organized in a x64 configuration, and utilize quad bank architecture with a synchronous interface.

Features

  • PC-100 and PC133 Compatible JEDEC.
  • Standard 168-pin , dual in-line memory Module (DIMM) TSOP components. Single 3.3v +.3v power supply. Nonbuffered fully synchronous; all signals measured on positive edge of system clock. Internal pipelined operation; column address can be changed every clock cycle. Quad internal banks for hiding row access/precharge. 64ms 4096 cycle refresh. All inputs, outputs,.

📥 Download Datasheet

Datasheet preview – P8M646YLG

Datasheet Details

Part number P8M646YLG
Manufacturer SpecTek
File Size 51.71 KB
Description (P8M646YLG / P8M6412YLG) 8M/16M x 64 DIMM SDRAM Module
Datasheet download datasheet P8M646YLG Datasheet
Additional preview pages of the P8M646YLG datasheet.

📁 Similar Datasheet

Other Datasheets by SpecTek
  • P8M6412YLG - (P8M646YLG / P8M6412YLG) 8M/16M x 64 DIMM SDRAM Module
  • P8M6416YL - (P8M648YLx / P8M6416YLEx) 8M/16M x 64 DIMM SDRAM Module
  • P8M6416YL - 8M x 64 DIMM SDRAM Module
  • P8M6416YLE - (P8M648YLx / P8M6416YLEx) 8M/16M x 64 DIMM SDRAM Module
  • P8M644YL - (P8M644YL / P8M648YL) 4M/8M x 64 DIMM SDRAM Module
  • P8M644YL9 - (P8M644YL9 / P8M648YL9) 8M/16M x 64 DIMM SDRAM Module
  • P8M648YL - (P8M648YLx / P8M6416YLEx) 8M/16M x 64 DIMM SDRAM Module
  • P8M648YL - (P8M644YL / P8M648YL) 4M/8M x 64 DIMM SDRAM Module

Full PDF Text Transcription

Click to expand full text
P8M646YLG, P16M6412YLG SDRAM MODULE Features: • • • • • • • • • PC-100 and PC133 Compatible JEDEC – Standard 168-pin , dual in-line memory Module (DIMM) TSOP components. Single 3.3v +.3v power supply. Nonbuffered fully synchronous; all signals measured on positive edge of system clock. Internal pipelined operation; column address can be changed every clock cycle. Quad internal banks for hiding row access/precharge. 64ms 4096 cycle refresh. All inputs, outputs, clocks LVTTL compatible.
Published: |