FR81S CPU Core 32-bit RISC, load/store architecture, 5-stage pipeline Maximum operating frequency: MB91F52xR/MB91F52xU(LQFP): 80 MHz (Source oscillation = 4.0 MHz and 20 multiplied (PLL clock mu.
File Size : 3.36MB ·
1 hits
