Datasheet4U Logo Datasheet4U.com

CDX1250M - Vertical Clock Driver for CCD Image sensor

Download the CDX1250M datasheet PDF. This datasheet also covers the CDX1250 variant, as both devices belong to the same vertical clock driver for ccd image sensor family and are provided as variant models within a single manufacturer datasheet.

Description

CXD1250M/N is a clock driver developed for the vertical register drive of CCD Image sensor.

Features

  • 4-channel vertical clock driver and 1 channel substrate driver are built-in.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CDX1250_SonyCorporation.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CDX-0746 SMD TUNING FORK CRYSTAL ECS
CDX-1074 SMD CRYSTAL ECS
CDX-4160 FM/AM CD Player Sony
CDX-4240R (CDX-xxxxR) FM/MW/LW CD Player Sony
CDX-4250 FM / AM CD Player Manual Sony

Other Datasheets by Sony Semiconductor Solutions

Part Number Description
CDX1250N Vertical Clock Driver for CCD Image sensor

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CXD1250M/N Vertical Clock Driver for CCD Image sensor Description CXD1250M/N is a clock driver developed for the vertical register drive of CCD Image sensor. Features 4-channel vertical clock driver and 1 channel substrate driver are built-in. Application CCD camera Structure CMOS Absolute Maximum Ratings (Ta = 25°C) • Supply voltage VDD VM VH VHH • Input volltage VI • Output voltage MVφ (pins 13, 17) • Output voltage HVφ (pins 14, 16) • Output voltage HHVφ (pin 19) • Operating temperature Topr • Storage temperature Tstg Recommended Operating Conditions • Supply voltage VDD VM VH VHH VL • Operating temperature Topr CXD1250M 20 pin SOP (Plastic) CXD1250N 20 pin SSOP (Plastic) VL – 0.3 to VL + 35.0 VL – 0.3 to VL + 35.0 VL – 0.3 to VL + 35.0 VL – 0.3 to VL + 35.0 VL – 0.3 to VDD + 0.
Published: |