SI5355 Datasheet PDF (ANY-FREQUENCY 1-200 MHZ QUAD FREQUENCY 8-OUTPUT CLOCK GENERATOR)

SI5355 - ANY-FREQUENCY 1-200 MHZ QUAD FREQUENCY 8-OUTPUT CLOCK GENERATOR

Description

The Si5355 is a highly flexible clock generator capable of synthesizing four completely non-integer related frequencies up to 200 MHz.

The device has four banks of outputs with each bank supporting two CMOS outputs at the same frequency.

Features

Generates any frequency from 1 to.
200 MHz on each of the 4 output banks Eight CMOS clock outputs Guaranteed 0 ppm frequency synthesis.
error for any combination of frequencies.
25 or 27 MHz xtal or 5.
200 MHz input clk.
Five programmable control pins (output.
enable, frequency select, reset) Separate OEB pins to disable individual.
banks or all outputs Loss of signal output.
Low 50 ps (typ) pk-pk pe.

Datasheet Details

Part number	SI5355
Manufacturer	Silicon Labs
File Size	656.44 KB
Description	ANY-FREQUENCY 1-200 MHZ QUAD FREQUENCY 8-OUTPUT CLOCK GENERATOR
Datasheet	SI5355 Datasheet
Additional preview pages of the SI5355 datasheet.

📁 Similar Datasheet

SI5350A-B - FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR (Silicon Laboratories)

SI5350B-B - FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + VCXO (Silicon Laboratories)

Si5350C - FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + PLL (Silicon Laboratories)

SI5350C-B - FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + PLL (Silicon Laboratories)

Si5351 - ANY-FREQUENCY CMOS CLOCK-GENERATOR+VCXO (Skyworks)

Si5351A - ANY-FREQUENCY CMOS CLOCK-GENERATOR+VCXO (Skyworks)

Si5351B - ANY-FREQUENCY CMOS CLOCK-GENERATOR+VCXO (Skyworks)

Si5351C - ANY-FREQUENCY CMOS CLOCK-GENERATOR+VCXO (Skyworks)

Si5357 - 12-Output Any-Frequency Clock Generator (Skyworks Solutions)

SI530 - CRYSTAL OSCILLATOR (Silicon Laboratories)

Full PDF Text Transcription

Click to expand full text

Si5355 A N Y - F REQUENCY 1–200 MH Z Q UAD F REQUENCY 8-O UTPUT C LOCK G ENERATOR Features          Generates any frequency from 1 to  200 MHz on each of the 4 output banks Eight CMOS clock outputs Guaranteed 0 ppm frequency synthesis  error for any combination of frequencies  25 or 27 MHz xtal or 5–200 MHz input clk  Five programmable control pins (output  enable, frequency select, reset) Separate OEB pins to disable individual  banks or all outputs Loss of signal output  Low 50 ps (typ) pk-pk period jitter  Phase jitter: 2 ps rms 12 kHz–20 MHz Excellent PSRR performance eliminates need for external power supply filtering Low power: 45 mA (core) Core VDD: 1.8, 2.5, or 3.3 V Separate VDDO for each bank of outputs: 1.8, 2.5, or 3.

Published: Mar 2, 2014 |