Datasheet4U Logo Datasheet4U.com

SI53119 - 19-OUTPUT PCIE GEN 3 BUFFER

Description

The Si53119 is a 19-output, low-power HCSL differential clock buffer that meets all of the performance requirements of the Intel DB1200ZL specification.

Features

  • Nineteen 0.7 V low-power, push-.
  • PLL or bypass mode pull HCSL PCIe Gen 3 outputs.
  • Spread spectrum tolerable.
  • 100 MHz /133 MHz PLL.
  • 1.05 to 3.3 V I/O supply voltage.
  • operation, supports PCIe and QPI.
  • PLL bandwidth SW SMBUS programming overrides the latch.
  • value from HW pin 50 ps output-to-output skew 50 ps cyc-cyc jitter (PLL mode) Low phase jitter (Intel QPI, PCIe Gen 1/2/3/4 common clock compliant).
  • 9 selectable SMBUS addres.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
Si53119 19-OUTPUT PCIE GEN-3 BUFFER Skyworks
Si53119-A03A 19-OUTPUT PCIE GEN-3 BUFFER Skyworks
Si531 CRYSTAL OSCILLATOR Skyworks
Si53102-A1 1:2 Fan-out Clock Buffer Skyworks
Si53102-A2 1:2 Fan-out Clock Buffer Skyworks

Other Datasheets by Silicon Laboratories

Part Number Description
SI53112 DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER
SI53115 15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER
SI531 CRYSTAL OSCILLATOR
SI53102-A1 FAN-OUT CLOCK BUFFER
SI53102-A2 FAN-OUT CLOCK BUFFER

Full PDF Text Transcription

Click to expand full text
Si53119 19-OUTPUT PCIE GEN 3 BUFFER Features  Nineteen 0.7 V low-power, push-  PLL or bypass mode pull HCSL PCIe Gen 3 outputs  Spread spectrum tolerable  100 MHz /133 MHz PLL  1.05 to 3.3 V I/O supply voltage  operation, supports PCIe and QPI  PLL bandwidth SW SMBUS programming overrides the latch   value from HW pin 50 ps output-to-output skew 50 ps cyc-cyc jitter (PLL mode) Low phase jitter (Intel QPI, PCIe Gen 1/2/3/4 common clock compliant)   9 selectable SMBUS addresses SMBus address configurable to allow multiple buffers in a single   Gen 3 SRNS Compliant 100 ps input-to-output delay control network 3.
Published: |