CY2SSTV857-32

The CY2SSTV857-32 is Differential Clock Buffer/Driver DDR400/PC3200-Compliant designed by Silicon Laboratories.

Product Overview

Silicon Laboratories

Datasheet Details

Part number	CY2SSTV857-32
Manufacturer	Silicon Laboratories
File Size	80.88 KB
Description	Differential Clock Buffer/Driver DDR400/PC3200-Compliant
Datasheet	CY2SSTV857-32-SiliconLaboratories.pdf
Additional preview pages of the CY2SSTV857-32 datasheet.

Product details

Description

The CY2SSTV857-32 is a high-performance, low-skew, low-jitter zero-delay buffer designed to distribute differential clocks in high-speed applications.

Features

Operating frequency: 60 MHz to 230 MHz.
Supports 400 MHz DDR SDRAM.
10 differential outputs from one differential input.
Spread-Spectrum-compatible.
Low jitter (cycle-to-cycle): < 75.
Very low skew: < 100 ps.
Power management control input.
High-impedance outputs when input clock < 20 MHz.
2.6V operation.
Pin-compatible with CDC857-2 and -3.
48-pin TSSOP and 40 QFN package.
Industrial tem.

📁 Similar Datasheet

CY2SSTV8575 - Differential Clock Buffer/Driver (Cypress Semiconductor)
CY2SSTV850 - Differential Clock Buffer/Driver (Cypress Semiconductor)
CY2SSTV16857 - 14-Bit Regstered Buffer (SpectraLinear)
CY2SSTV16859 - 13-Bit to 26-Bit Registered Buffer PC2700-/PC3200-Compliant (Cypress Semiconductor)
CY2SSTU877 - 10-Output JEDEC-Compliant Zero Delay Buffer (Cypress Semiconductor)
CY2037 - High Accuracy EPROM Programmable PLL Die for Crystal Oscillators (Cypress Semiconductor)
CY2071A - Single-PLL General-Purpose EPROM Programmable Clock Generator (Cypress Semiconductor)
CY2077 - High-accuracy EPROM Programmable Single-PLL Clock Generator (Cypress Semiconductor)

Other Datasheets by Silicon Laboratories

CY2SSTV857-27 - Differential Clock Buffer/Driver DDR333/PC2700-Compliant
CY2SSTV855 - Differential Clock Buffer/Driver
CY28346-2 - Clock Synthesizer
CY28354-400 - 210MHz 24 Output Buffer
CY28378 - FTG for Pentium 4 and Intel 845 Series Chipset
CY28400 - 100MHz Differential Buffer

Published: Aug 4, 2018 |