HYB39S16320TQ-6 Datasheet PDF - Siemens Semiconductor Special Mode Registers Two color registers Burst Read Specs

HYB39S16320TQ-6 - Special Mode Registers Two color registers Burst Read

Datasheet Summary

Description

DQ2 V SSQ DQ1 DQ0 V DD N.C.

N.C.

Features

These synchronous devices achieve high speed data transfer rates up to 143 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. The chip is fabricated with an advanced 64MBit DRAM process technology. The device is designed to comply with all JEDEC standards set for synchronous graphics DRAM products, both electrically and mechanically. RAS, CAS, WE, DSF and CS are pulsed signals which are examined at the positive edge of eac.

Datasheet Details

Part number	HYB39S16320TQ-6
Manufacturer	Siemens Semiconductor
File Size	624.42 KB
Description	Special Mode Registers Two color registers Burst Read
Datasheet	HYB39S16320TQ-6 Datasheet
Additional preview pages of the HYB39S16320TQ-6 datasheet.

📁 Similar Datasheet

HYB39S128160CT - 128-MBit Synchronous DRAM (Infineon Technologies)

HYB39S128160CTL - 128-MBit Synchronous DRAM (Infineon Technologies)

HYB39S128160FE - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128160FEL - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128160FT - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128160FTL - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128400CT - 128-MBit Synchronous DRAM (Infineon Technologies)

HYB39S128400CTL - 128-MBit Synchronous DRAM (Infineon Technologies)

HYB39S128400FE - 128-MBit Synchronous DRAM (Qimonda)

HYB39S128400FEL - 128-MBit Synchronous DRAM (Qimonda)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com Overview HYB 39S13620TQ-6/-7/-8 • High Performance: -6 -7 125 2 8 5.5 -7 125 3 7 5.5 -8 125 3 8 6 Units MHz − ns ns • Special Mode Registers • Two color registers • Burst Read with Single Write Operation • Block Write and Write-per-Bit Capability • Byte controlled by DQM0-3 • Auto Precharge and Auto Refresh Modes • Suspend Mode and Power Down Mode • 2k refresh cycles/32 ms • tAC = 5 ns • tSETUP/tHOLD = 2 ns/1 ns • Latency 2 @ 125 MHz • Random Column Address every CLK (1-N Rule) • Single 3.3 V ± 0.3 V Power Supply • LVTTL compatible inputs and outputs fCK latency 166 3 6 5.

Published: Apr 10, 2010 |