Datasheet4U Logo Datasheet4U.com

LH5496H - CMOS 512 x 9 FIFO

General Description

The LH5496/96H are dual port memories with internal addressing to implement a First-In, First-Out algorithm.

Through an advanced dual port architecture, they provide fully asynchronous read/write operation.

Empty, Full, and Half-Full status flags are provided to prevent data overflow and underflow.

Key Features

  • Fast Access Times: 15.
  • /20/25/35/50/65/80 ns.
  • Full CMOS Dual Port Memory Array.
  • Fully Asynchronous Read and Write.
  • Expandable-in Width and Depth.
  • Full, Half-Full, and Empty Status Flags.
  • Read Retransmit Capability.
  • TTL Compatible I/O.
  • Packages: 28-Pin, 300-mil PDIP 28-Pin, 600-mil PDIP 32-Pin PLCC.
  • Pin and Functionally Compatible with IDT7201.

📥 Download Datasheet

More Datasheets from Sharp Corporation

Part Number Description
LH5496 CMOS 512 x 9 FIFO
LH5491 Cascadable 64 x 8 FIFO Cascadable 64 x 9 FIFO
LH540202 CMOS 1024 x 9 Asynchronous FIFO
LH540203 CMOS 2048 x 9 Asynchronous FIFO
LH540204 CMOS 4096 x 9 Asynchronous FIFO
LH540205 CMOS 8192 x 9 Asynchronous FIFO
LH540215 512 x 18 / 1024 x 18 Synchronous FIFO
LH540225 512 x 18 / 1024 x 18 Synchronous FIFO
LH540235 2048 x 18 / 4096 x 18 Synchronous FIFOs
LH540245 2048 x 18 / 4096 x 18 Synchronous FIFOs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LH5496/96H FEATURES • Fast Access Times: 15 */20/25/35/50/65/80 ns • Full CMOS Dual Port Memory Array • Fully Asynchronous Read and Write • Expandable-in Width and Depth • Full, Half-Full, and Empty Status Flags • Read Retransmit Capability • TTL Compatible I/O • Packages: 28-Pin, 300-mil PDIP 28-Pin, 600-mil PDIP 32-Pin PLCC • Pin and Functionally Compatible with IDT7201 FUNCTIONAL DESCRIPTION The LH5496/96H are dual port memories with internal addressing to implement a First-In, First-Out algorithm. Through an advanced dual port architecture, they provide fully asynchronous read/write operation. Empty, Full, and Half-Full status flags are provided to prevent data overflow and underflow. In addition, internal logic provides for unlimited expansion in both word size and depth.