Datasheet4U Logo Datasheet4U.com

K4S511632M-TL1L - 512Mbit SDRAM

Description

The K4S511632M is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 16bits, fabricated with SAMSUNG's high performance CMOS technology.

Features

  • JEDEC standard 3.3V power supply.
  • LVTTL compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave).
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • DQM for masking.
  • Auto & self refresh.
  • 64ms refresh period (8K cycle.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
K4S511632D 512Mb D-die SDRAM Samsung
K4S510432D 512Mb D-die SDRAM Samsung
K4S510832D 512Mb D-die SDRAM Samsung
K4S560432E-UC75 SDRAM 256Mb E-die Samsung
K4S560832E-UC75 SDRAM 256Mb E-die Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
K4S511632M-TL1H 512Mbit SDRAM
K4S511632M-TL75 512Mbit SDRAM
K4S511632M-TC 512Mbit SDRAM
K4S511632M 512Mbit SDRAM
K4S511632B-TC75 512Mb B-die SDRAM Specification

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
K4S511632M CMOS SDRAM 512Mbit SDRAM 8M x 16bit x 4 Banks Synchronous DRAM LVTTL Revision 0.3 May. 2002 Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.3 May. 2002 K4S511632M Revision History Revision 0.0 (Mar. 2001) Revision 0.1 (Aug. 2001) Defined target DC characteristics. CMOS SDRAM Revision 0.2 (Dec. 2001) • • Changed "Target" to "Preliminary". Redefined DC characteristics. Revision 0.3 (May. 2002) • Changed "Preliminary" to "Final". Rev. 0.3 May. 2002 K4S511632M 8M x 16Bit x 4 Banks Synchronous DRAM FEATURES • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -.
Published: |