Datasheet4U Logo Datasheet4U.com

STM32H503RB - 32-bit MCU+FPU

This page provides the datasheet information for the STM32H503RB, a member of the STM32H503EB 32-bit MCU+FPU family.

Datasheet Summary

Description

.

.

.

16 3.1 Arm Cortex-M33 core with FPU

.

.

Features

  • Includes ST state-of-the-art patented technology Core.
  • Arm® Cortex®-M33 CPU with FPU, frequency up to 250 MHz, MPU, 375 DMIPS (Dhrystone 2.1), and DSP instructions ART Accelerator.
  • 8-Kbyte instruction cache allowing 0-wait-state execution from flash memory (frequency up to 250 MHz) Benchmarks.
  • 1.5 DMIPS/MHz (Drystone 2.1).
  • 1023 CoreMark® (4.092 CoreMark®/MHz) Memories.
  • 128 Kbytes of embedded flash memory with ECC, two banks of read-while-write.

📥 Download Datasheet

Datasheet preview – STM32H503RB
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
STM32H503xx Arm® Cortex®-M33 32-bit MCU+FPU, 375 DMIPS, 250 MHz, 128 Kbytes flash memory, 32 Kbytes RAM, I3C Datasheet - production data Features Includes ST state-of-the-art patented technology Core • Arm® Cortex®-M33 CPU with FPU, frequency up to 250 MHz, MPU, 375 DMIPS (Dhrystone 2.1), and DSP instructions ART Accelerator • 8-Kbyte instruction cache allowing 0-wait-state execution from flash memory (frequency up to 250 MHz) Benchmarks • 1.5 DMIPS/MHz (Drystone 2.1) • 1023 CoreMark® (4.092 CoreMark®/MHz) Memories • 128 Kbytes of embedded flash memory with ECC, two banks of read-while-write • 2-Kbyte OTP (one-time programmable) • 32-Kbyte SRAM with ECC • 2 Kbytes of backup SRAM (available in the lowest power modes) Clock, reset, and supply management • 1.71 V to 3.
Published: |