Datasheet4U Logo Datasheet4U.com

STM32F303ZD - 32b MCU+FPU

This page provides the datasheet information for the STM32F303ZD, a member of the STM32F303RD 32b MCU+FPU family.

Datasheet Summary

Description

.

.

.

3.1 ARM® Cortex® -M4 core with FPU with embedded Flash and SRAM .

.

.

Features

  • Core: ARM® Cortex® -M4 32-bit CPU with 72 MHz FPU, single-cycle multiplication and HW division, 90 DMIPS (from CCM), DSP instruction and MPU (memory protection unit).
  • Operating conditions:.
  • VDD, VDDA voltage range: 2.0 V to 3.6 V.
  • Memories.
  • Up to 512 Kbytes of Flash memory.
  • 64 Kbytes of SRAM, with HW parity check implemented on the first 32 Kbytes.
  • Routine booster: 16 Kbytes of SRAM on instruction and data bus, with HW parity check.

📥 Download Datasheet

Datasheet preview – STM32F303ZD

📁 Similar Datasheet

  • STM32F103ZE - ARM-CM3 Board User Manual (EMBEST)
  • STM301N - N-Channel MOSFET (SamHop Microelectronics)
  • STM-1116 - 800 - 1000 MHz High Linearity Active Transmit Mixer (ETC)
  • STM-2016 - 1800 - 2200 MHz High Linearity Silicon Germanium Active Transmit Mixer (Stanford Microdevices)
  • STM-3116 - High Linearity Active Transmit Mixer (Sirenza Microdevices)
  • STM-S3 - STRATUM 3 SIMPLIFIED CONTROL TIMING MODULES (Connor-Winfield)
  • STM-S3E - Stratum 3E Timing Module (Connor-Winfield)
  • STM025QVT-001 - LCD Module (Space Display)
  • STM1001 - Reset Circuit (ST Microelectronics)
  • STM101N - N-Channel MOSFET (SamHop Microelectronics)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
STM32F303xD STM32F303xE ARM® Cortex®-M4 32b MCU+FPU, up to 512KB Flash, 80KB SRAM, FSMC, 4 ADCs, 2 DAC ch., 7 comp, 4 Op-Amp, 2.0-3.6 V Datasheet - production data Features • Core: ARM® Cortex® -M4 32-bit CPU with 72 MHz FPU, single-cycle multiplication and HW division, 90 DMIPS (from CCM), DSP instruction and MPU (memory protection unit) • Operating conditions: – VDD, VDDA voltage range: 2.0 V to 3.6 V • Memories – Up to 512 Kbytes of Flash memory – 64 Kbytes of SRAM, with HW parity check implemented on the first 32 Kbytes.
Published: |