Datasheet4U Logo Datasheet4U.com

ADC120I - 12-bit A/D converter

Download the ADC120I datasheet PDF. This datasheet also covers the ADC120 variant, as both devices belong to the same 12-bit a/d converter family and are provided as variant models within a single manufacturer datasheet.

Description

The ADC120 is a low-power, eight-channel pure CMOS 12-bit analog-to-digital converter specified for conversion from 50 ksps to 1 Msps, tested at 1 Msps.

The architecture is based on a successive-approximation register with an internal trackand-hold cell.

Features

  • 50 ksps to 1 Msps conversion rate.
  • 8-to-1-channel input MUX.
  • 3.3 V operating supply.
  • Pure CMOS.
  • Very low consumption.
  • SPI, serial digital output.
  • Power-down function.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ADC120-STMicroelectronics.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
ADC12010 12-Bit/ 10 MSPS/ 160 mW A/D Converter National Semiconductor
ADC12010 A/D Converter Texas Instruments
ADC12020 12-Bit/ 20 MSPS/ 185 mW A/D Converter National Semiconductor
ADC12020 A/D Converter Texas Instruments
ADC12030 Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters National Semiconductor

Other Datasheets by STMicroelectronics

Part Number Description
ADC120 12-bit A/D converter
ADC1283 12-bit SAR ADC

Full PDF Text Transcription

Click to expand full text
ADC120 Datasheet 8-channel, 50 ksps to 1 Msps, 12-bit A/D converter TSSOP-16 Maturity status link ADC120 Device summary Order code ADC120IPT Temperature range -40 °C to +125 °C Package TSSOP-16 Marking ADC120I Features • 50 ksps to 1 Msps conversion rate • 8-to-1-channel input MUX • 3.3 V operating supply • Pure CMOS • Very low consumption • SPI, serial digital output • Power-down function Applications • Shunt resistor detector • Analog multiplexing and conversion • Telemetry Description The ADC120 is a low-power, eight-channel pure CMOS 12-bit analog-to-digital converter specified for conversion from 50 ksps to 1 Msps, tested at 1 Msps. The architecture is based on a successive-approximation register with an internal trackand-hold cell.
Published: |