Datasheet4U Logo Datasheet4U.com

74V1T02 - SINGLE 2-INPUT NOR GATE

General Description

The 74V1T02 is an advanced high-speed CMOS SINGLE 2-INPUT NOR GATE fabricated with sub-micron silicon gate and double-layer metal PIN CONNECTION AND IEC LOGIC SYMBOLS October 1999 1/7 74V1T02 INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No 1 2 4 3 5 SYMBOL 1A 1B 1Y GND VCC NAME AND FUNCT ION Dat

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74V2G03 DUAL 2-INPUT OPEN DRAIN NAND GATE ST Microelectronics
74V2T00 DUAL 2-INPUT NAND GATE ST Microelectronics
74V2T03 DUAL 2-INPUT OPEN DRAIN NAND GATE ST Microelectronics
74V2T04 TRIPLE INVERTER ST Microelectronics
74V2T07 TRIPLE BUFFER ST Microelectronics

Other Datasheets by STMicroelectronics

Part Number Description
74V1T00 SINGLE 2-INPUT NAND GATE
74V1T03 SINGLE 2-INPUT OPEN DRAIN NAND GATE
74V1T04 SINGLE SCHMITT INVERTER
74V1T05 SINGLE INVERTER OPEN DRAIN
74V1T07 SINGLE BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® 74V1T02 SINGLE 2-INPUT NOR GATE s s s s s s s s HIGH SPEED: tPD = 3.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 1 µA (MAX.) at TA = 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS & OUTPUT SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 4.5V to 5.5V IMPROVED LATCH-UP IMMUNITY S (SOT23-5L) C (SC-70) ORDER CODE: 74V1T02S 74V1T02C wiring C2MOS technology. The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage.