Datasheet4U Logo Datasheet4U.com

74LVQ02 - QUAD 2-INPUT NOR GATE

General Description

The LVQ02 is a low voltage CMOS QUAD 2-INPUT NOR GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS PIN CONNECTION AND IEC LOGIC SYMBOLS February 1999 1/8 74LVQ02 INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No 2, 5, 8, 11 3, 6, 9, 12 1, 4, 10, 13 7 14 SY

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVQ02 Low Voltage Quad 2-Input NOR Gate Fairchild Semiconductor
74LVQ00 Low Voltage Quad 2-Input NAND Gate Fairchild Semiconductor
74LVQ04 Low Voltage Hex Inverter Fairchild Semiconductor
74LVQ08 Low Voltage Quad 2-Input AND Gate Fairchild Semiconductor
74LVQ125 Low Voltage Quad Buffer Fairchild Semiconductor

Other Datasheets by STMicroelectronics

Part Number Description
74LVQ00 QUAD 2-INPUT NAND GATE
74LVQ04 HEX INVERTER
74LVQ08 QUAD 2-INPUT AND GATE
74LVQ125 QUAD BUS BUFFERS 3-STATE
74LVQ138 3 TO 8 LINE DECODER INVERTING

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® 74LVQ02 QUAD 2-INPUT NOR GATE s s s s s s s s s s s HIGH SPEED: tPD = 5 ns (TYP.) at VCC = 3.3V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA = 25 oC LOW NOISE: VOLP = 0.3 V (TYP.) at VCC = 3.3V 75Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 12 mA (MIN) PCI BUS LEVELS GUARANTEED AT 24mA BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 3.6V (1.2V Data Retention) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 02 IMPROVED LATCH-UP IMMUNITY M (Micro Package) T (TSSOP Package) ORDER CODES : 74LVQ02M 74LVQ02T technology. It is ideal for low power and low noise 3.3V applications.