Datasheet4U Logo Datasheet4U.com

RD74LVC16374B - 16-bit D-type Flip Flops

General Description

The RD74LVC16374B has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package.

Data at the D inputs meeting set up requirements are transferred to the Q outputs on positive going transitions of the clock input.

Key Features

  • VCC = 1.65 V to 5.5 V All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±4 mA (@VCC = 1.65 V) ±8 mA (@VCC = 2.3 V) ±12 mA (@VCC = 2.7 V) ±24 mA (@VCC = 3.0 V to 5.5 V).
  • Ordering Information Part Name RD74LVC16374BTEL Package Ty.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
RD74LVC2G17 Dual Schmitt-trigger Buffers Renesas
RD74HV8T06 High-Voltage 8-bit Inverter Buffer Renesas
RD7.5E Zener diode Excel Semiconductor
RD7.5E SILICON ZENER DIODES EIC
RD7.5E Zener Diode NEC

Other Datasheets by Renesas

Part Number Description
RD74LVC16373B 16-bit D-type Transparent Latches
RD74LVC16240B 16-bit Buffers / Line Drivers
RD74LVC16244B 16-bit Buffers / Line Drivers
RD74LVC16245B 16-bit Bus Transceivers
RD74LVC125B Quad. Bus Buffer Gates

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com RD74LVC16374B 16-bit D-type Flip Flops with 3-state Outputs REJ03D0501–0100 Rev.1.00 Jan. 24, 2005 Description The RD74LVC16374B has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package. Data at the D inputs meeting set up requirements are transferred to the Q outputs on positive going transitions of the clock input. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.