Datasheet4U Logo Datasheet4U.com

uPD46184182B - 18M-BIT DDR II SRAM 2-WORD BURST OPERATION

Description

The μPD46184182B is a 1,048,576-word by 18-bit and the μPD46184362B is a 524,288-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

Features

  • 1.8 ± 0.1 V power supply.
  • 165-pin.

📥 Download Datasheet

Datasheet Details

Part number uPD46184182B
Manufacturer Renesas
File Size 556.49 KB
Description 18M-BIT DDR II SRAM 2-WORD BURST OPERATION
Datasheet download datasheet uPD46184182B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
UPD46128512-X 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION NEC
UPD46128953-X 128M-BIT CMOS MOBILE SPECIFIED RAM 4M-WORD BY 32-BIT ADDRESS / DATA MULTIPLEXED EXTENDED TEMPERATURE OPERATION NEC
UPD4616112 16M-BIT CMOS MOBILE SPECIFIED RAM 1M-WORD BY 16-BIT NEC
UPD4616112-X 16M-BIT CMOS MOBILE SPECIFIED RAM 1M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION NEC
UPD4632312A-X 32M-BIT CMOS MOBILE SPECIFIED RAM 2M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION NEC

Other Datasheets by Renesas

Part Number Description
uPD46184184B 18M-BIT DDR II SRAM 4-WORD BURST OPERATION
uPD46184185B 18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
uPD46184095B 18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
uPD46184362B 18M-BIT DDR II SRAM 2-WORD BURST OPERATION
uPD46185084B 18M-BIT QDR II SRAM 4-WORD BURST OPERATION

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
μPD46184182B μPD46184362B Datasheet 18M-BIT DDR II SRAM 2-WORD BURST OPERATION R10DS0114EJ0200 Rev.2.00 Nov 09, 2012 Description The μPD46184182B is a 1,048,576-word by 18-bit and the μPD46184362B is a 524,288-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. The μPD46184182B and μPD46184362B integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#. These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin PLASTIC BGA. Features • 1.8 ± 0.
Published: |