X5045 supervisor equivalent, 512 x 8 bit cpu supervisor.
a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple four-wire bus.
The device utilizes Intersil’s proprietary Direct Write™ cell, pro.
requiring higher precision.
The memory portion of the device is a CMOS Serial EEPROM array with Intersil’s block lock pr.
Image gallery
TAGS
Download (Size : 530.50KB)