Datasheet4U Logo Datasheet4U.com

R5F51135ADFP - 32-Bit MCU

This page provides the datasheet information for the R5F51135ADFP, a member of the R5F51138ADFP 32-Bit MCU family.

Features

  • 32-bit RX CPU core.
  • 32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz.
  • Accumulator handles 64-bit results (for a single instruction) from 32bit × 32-bit operations.
  • Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle).
  • Fast interrupt.
  • CISC Harvard architecture with five-stage pipeline.
  • Variable-length instruction format, ultra-compact cod.

📥 Download Datasheet

Datasheet preview – R5F51135ADFP
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Datasheet RX113 Group Renesas MCUs 32 MHz, 32-bit RX MCUs, 50 DMIPS, up to 512 Kbytes of flash memory, R01DS0216EJ0120 Rev.1.20 Sep 07, 2020 USB 2.
Published: |