Datasheet4U Logo Datasheet4U.com

R5F10WLG - MCU

Features

  • Ultra-low power consumption technology.
  • VDD = single power supply voltage of 1.6 to 5.5 V which can operate a 1.8 V device at a low voltage.
  • HALT mode.
  • STOP mode.
  • SNOOZE mode RL78 CPU core.
  • CISC architecture with 3-stage pipeline.
  • Minimum instruction execution time: Can be changed from high speed (0.04167 µs: @ 24 MHz operation with high-speed onchip oscillator) to ultra-low speed (30.5 µs: @ 32.768 kHz operation with subsystem clock).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
R5F10xxxxxx Combines Multi-channel 12-Bit A/D Converter Renesas Technology
R5F211A1DD 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A1DSP 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A1SP 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A2DD 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology

Other Datasheets by Renesas

Part Number Description
R5F10WLA MCU
R5F10WLC MCU
R5F10WLD MCU
R5F10WLE MCU
R5F10WLF MCU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Datasheet RL78/L13 RENESAS MCU R01DS0168EJ0210 Rev.2.10 Aug 12, 2016 Integrated LCD controller/driver, True Low Power Platform (as low as 112.5 μA/MHz, and 0.61 μA for RTC + LVD), 1.6 V to 5.5 V operation, 16 to 128 Kbyte Flash, 31 DMIPS at 24 MHz, for All LCD Based Applications 1. OUTLINE 1.1 Features Ultra-low power consumption technology • VDD = single power supply voltage of 1.6 to 5.5 V which can operate a 1.8 V device at a low voltage • HALT mode • STOP mode • SNOOZE mode RL78 CPU core • CISC architecture with 3-stage pipeline • Minimum instruction execution time: Can be changed from high speed (0.04167 µs: @ 24 MHz operation with high-speed onchip oscillator) to ultra-low speed (30.5 µs: @ 32.
Published: |