Datasheet4U Logo Datasheet4U.com

MPC9824 - Clock Generator

Description

The MPC9824 uses a PLL with a 25 MHz input reference frequency to generate a single bank of 6 configurable LVCMOS output clocks.

The output frequency of this bank is configurable by three FSEL pins.

The 25 MHz reference may be either an external frequency source or a 25 MHz crystal.

Features

  • 6 LVCMOS outputs for processor and other system circuitry.
  • 3 Buffered 25 MHz reference clock outputs.
  • Crystal oscillator or external reference input.
  • 25 MHz Input reference frequency.
  • Selectable output frequencies = 33.33, 50, 66.66, 100, 125, 133.33, 166.66, or 200 MHz.
  • Low cycle-to-cycle and period jitter.
  • Package = 32 lead LQFP.
  • 3.3 V supply.
  • Supports computing, networking, telecommunications.

📥 Download Datasheet

Datasheet preview – MPC9824

Datasheet Details

Part number MPC9824
Manufacturer Renesas
File Size 420.76 KB
Description Clock Generator
Datasheet download datasheet MPC9824 Datasheet
Additional preview pages of the MPC9824 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016 MPC9824 DATASHEET The MPC9824 is a PLL based clock generator specifically designed for Freescale Microprocessor and Microcontroller applications including the PowerPC and PowerQUICC. This device generates the microprocessor input clock and other microprocessor system and bus clocks at any one of eight output frequencies. These frequencies include 33, 50, 66, 100, 125, 133.33, 166.66 and 200 MHz. The device offers six low skew clock outputs plus the three reference outputs. The clock input reference is 25 MHz and may be derived from an external source of by the addition of a 25 MHz crystal to the on-chip crystal oscillator.
Published: |