IDT74ALVCH16721 datasheet, flip-flop equivalent, Renesas

Features and benefits

* 0.5 MICRON CMOS Technology
* Typical tSK(o) (Output Skew) < 250ps
* ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0).

Application

* 3.3V high speed systems
* 3.3V and lower voltage computing systems DESCRIPTION: This 20-bit flip-flop is bui.

Description

This 20-bit flip-flop is built using advanced dual metal CMOS technology. The 20 flip-flops of the ALVCH16721 are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides.

Image gallery